Abstract -Mechanical stress in hydrogenated amorphous-silicon (a-Si:H) thin-film transistors (TFTs) is becoming an important design parameter, especially when the TFTs are made on compliant substrates. Excessive stress always has been avoided to prevent film fracture and peeling. Now, attention is turning to the effects of stress on the TFT backplane dimensions and hence on the overlay alignment. The goal is to keep the size of the circuit-on-substrate composite structure the same at successive critical photolithographic steps. This is done most easily by keeping the structure flat. We show that a compensating stress can be dialed into the silicon nitride (SiN x ) gate dielectric to also keep the substrate size constant. Varying the stress in the SiN x gate dielectric did not significantly change the as-fabricated TFT characteristics.
Introduction
Organic polymer foils are major substrate candidates for flexible electronics. They offer the advantages of light weight, transparency, flexibility, even deformability, and possibly low cost. However, organic polymers typically have high coefficients of thermal expansion, low elastic moduli, and low dimensional stability compared to conventional glass substrates. These characteristics bring with them challenges in overlay registration during device fabrication.
Bonding the compliant polymer substrate to a rigid carrier throughout the processing can improve the dimensional stability. The adhesive must provide sufficiently strong bonding between the substrate and the carrier, resist the process chemicals, degas little and release few contaminants, and be easily removed at the end of the process. However, thermoplastic adhesives impose a ceiling on the process temperature that is necessarily lower than the highest working temperature of the substrate. This requirement makes the process window narrow and therefore may degrade device performance. In the research described here, we worked with nearly free-standing substrates. The substrates were only temporarily held loosely in a frame for deposition and were flattened for photolithography. The experimental results obtained by this handling technique will be particularly useful to future roll-to-roll processing.
Mechanical behavior of film-on-substrate structures
When a device film is deposited on a substrate, the mismatch strain, ε M , between the film and the substrate can cause deformation of the film-on-substrate structure. The response of the structure to mismatch strain depends highly on the elastic modulus, Y, and the thickness, d, of the film and of the substrate. With few exceptions 1 [8] [9] [10] [11] [12] (2)
Here Y f and Y s are the plane strain elastic moduli of the film and substrate and ν is the average value of Poisson's ratio of the film, ν f , and the substrate, ν s . If the substrate is initially curved with radius R 0 , the curvature 1/R of Eq. (2) must be replaced by the effective curvature, 1/R -1/R 0 . A sheet of polymer foil cut from a roll is usually curved.
Sources of mismatch strain
The total mismatch strain ε M is composed mainly of (a) built-in strain, ε 0 , (b) thermal mismatch strain, ε th , and (c) moisture mismatch strain, ε ch . These strain components add as described by the following equation:
The built-in strain ε 0 is produced by built-in stress, which arises from atoms deposited in out-of-equilibrium positions. It is a function of the material system and deposition conditions. For instance, the built-in strain tends to be tensile in Cr and compressive in a-Si, while it can vary from tensile to compressive in SiN x when the deposition power increases, 13 as shown in Fig. 1 .
The thermal mismatch strain, ε th , is introduced by the coefficient of thermal expansion (CTE) mismatch between the film and the substrate. During a-Si:H TFT fabrication, most films are deposited at elevated temperature. The thermal mismatch strain produced by cooling down to room temperature is given by (4) Typical inorganic semiconductor films have α f ranging from 1 to 5 ppm/°C, and organic polymer substrates have α s of 10-50 ppm/°C. This makes the thermal stress measured at room temperature in the device film always compressive.
We observe a moisture mismatch strain ε ch in samples that had been dried completely by a vacuum bake before film deposition and were brought into the moist air after deposition. It is described by (5) where the β denotes the coefficient of humidity expansion (CHE) and %RH is the percent of relative humidity. In a structure of inorganic-film on organic-polymer substrate, ε ch must be taken into consideration because the typical organic-polymer substrate has a β s of a few ppm/%RH, while β f of inorganic films is just about zero. In practice, the mismatch strain caused by moisture can be kept small by depositing inorganic barrier films on both faces of the organic polymer substrate as shown in Fig. 2 . One function of these barrier films is to dramatically slow down moisture uptake by the polymer substrate.
Once the substrate material and process temperature have been selected, there is little opportunity for further control of thermal and humidity expansion. Therefore, we focused on controlling the built-in stress by adjusting deposition conditions. To do so, we first evaluated the built-in strain in structures of simple 300-nm-thick SiN x films grown by plasma-enhanced chemical vapor deposition over a range of radio-frequency deposition power on one side of 50-µm-thick DuPont™ Kapton ® 200E polyimide substrates. Because the built-in stress depends on the deposition power, various curvatures resulted, as shown in Fig. 3(a) . From measurements of the effective radius of curvature, the total mismatch strain ε M is obtained from Eq. (2). Then we calculated the components of ε M and extracted ε 0 , using Eqs. All films are on the side of the substrate that faces left. The 300-500-nm thick SiN x and the 250-nm-thick a-Si:H films were deposited at 150°C, and the 80-nm-thick Cr was deposited by thermal evaporation without control of substrate temperature. The built-in stress of Cr is tensile and that of a-Si:H is compressive. The built-in stress in SiN x can be adjusted by deposition power. The bare substrate has the radius of curvature R 0 .
FIGURE 2 -Schematic cross section of a back-channel etched a-Si:H TFT on a passivated polyimide substrate.
(3)- (5) together with the material properties of Table 2 . All contributions to Eq. (3) are plotted in Fig. 3(b) . The built-in strain changes from tensile to compressive as the deposition power increases. The crossover deposition power for the transition in this particular case lies around 17 W (75 mW/cm 2 ).
Consequences of mismatch strain
Typical brittle inorganic films can be strained more in compression than in tension. For instance, a-Si:H films can be strained from~-2% to~+0.5%. 14 In tension, the films fail by crack propagation from pre-existing defects. In compression, a-Si:H fails by delamination coupled with buckling and fracture; to suppress this failure mode the film must be made to adhere well. 12 The film may crack during or after deposition. The main stress component during deposition is built-in stress. Whether or not the film cracks after deposition is determined by the total mismatch strain. To ensure crack-free devices, it is important to keep the built-in stress as well as the total mismatch stress below a critical value throughout the entire process. 12 As long as the mismatch strain is kept below this critical value, the film will be crack-free, but the stress caused by mismatch strain still can make the sample curve. Varying curvature corresponds to varying size of the flattened sample. Thus, variation of the stress-induced curvature throughout the device process causes misalignment in overlay registration. Even though the stress-induced curvature can always be balanced to zero by applying a compensating layer on the backside of the substrate, this procedure changes the size of the sample. Hence, to ensure the dimensional stability of the work piece, the mismatch strain between the film stack and the substrate must be kept at a constant value for all photolithographic steps. This constant value is ensured when one specific value of the curvature 1/R of the freestanding work piece is maintained through all photolithographic steps. The most simple approach is to maintain this curvature at zero by keeping the structure flat.
Experiments
We used a-Si:H TFTs on polyimide-foil substrates for demonstrating the control of overlay registration by adjusting the built-in stress in the SiN x gate dielectric. The TFTs were fabricated in a non-self-aligned back-channel-etched geometry. We began by passivating the 50-µm-thick polyimide substrate on both sides with~0.45-µm-thick PECVD SiN x at 150°C. The SiN x coat has several functions: it (i) provides reliable adhesion to the subsequent device layers, (ii) seals the substrate against process chemicals and against degassing of the substrate itself, (iii) serves as a barrier layer for the moisture to avoid dimensional change of the organic substrate due to uptake of moisture, and (iv) balances the stress-induced curvature of the sample through part of the process. Following substrate passivation, the TFT fabrication process was carried out on what was the concave side of the bare polyimide cut from the roll (Fig. 1 ). The device cross section is shown in Fig. 2 . An~80-nm-thick Cr film was sputtered at room temperature and wet etched to form the first device pattern, the bottom gate electrode. Next, a silicon stack, composed of (i)~300-nm SiN x gate dielectric, (ii)~200-nm i a-Si:H channel layer, and (iii)~50-nm n + aSi:H source/drain layer, was deposited by PECVD, followed by~80-nm-thick therm ally evaporated Cr for the source/drain metal contact. The silicon stack was deposited from a gas mixtures of SiH 4 + NH 3 + H 2 , SiH 4 + H 2 , and SiH 4 + PH 3 for SiN x , i a-Si:H, and n + a-Si:H, respectively, at a pressure of 500 mTorr (67 Pa) and a substrate temperature of 150°C. The thermal evaporation of Cr heated the substrate up to~100°C, in the absence of temperature control. The source/drain pattern was then created by wet etching the Cr, followed by dry etching the n + a-Si:H in a gas mixture of CF 4 and O 2 . In the final two steps, we dry etched the i a-Si:H to define the transistor island, and opened the window through the gate SiN x to access the bottom-gate contact pad. The highest process temperature was 150°C, which is a compromise between obtaining satisfactory device performance while avoiding excessive CTE mismatch stress between the device films and the polyimide substrate. As described earlier, the samples were carried as nearly free-standing foils through most of the process steps; during film deposition and photolithography they were temporarily held flat. We monitored the degree of misalignment between the first and second photolithography levels, i.e., the bottom gate and the source/drain. Their alignment is crucial to setting source/gate and gate/drain overlaps. Between the two photolithographic steps falls the deposition of the silicon stack, composed of (i) SiN x gate dielectric, (ii) i a-Si:H channel, (iii) n + a-Si:H source/drain, and (iv) Cr source/drain contact. To quantify the stress compensation, we kept all these layers the same, except for intentionally varying the built-in stress in the gate SiN x from tensile to compressive. This we did by tuning the deposition power from low to high, 5, 12, 20, 25 W (22, 53, 89, 111 mW/cm 2 ), which results in an effective stress in the film stack ranging from highly tensile to highly compressive.
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Results and discussion
The sample curvatures throughout the TFT process are illustrated in Fig. 4 . To make the passivated substrate slightly convex prior to TFT fabrication, as shown in the top frame of Fig. 4 , we grow intentionally slightly unsymmetric SiN x passivation coats. Then the bottom Cr is sputtered on, which makes the sample flat for the first photolithography step. Etching the continuous Cr film into the small gate features releases the stress partially and the sample curves slightly. Next, the TFT stack is deposited, followed by thermal evaporation of Cr for the source/drain contacts. While the samples are pronouncedly convex or concave with 5-and 25-W SiN x gate nitrides, they turn out nearly flat at 12 and 20 W. This indicates that the stresses within the device layers nearly compensate each other with the 12-and 20-W SiN x . Because these 12-and 20-W samples are (nearly) flat after step 8 just as they were after step 3, they have (nearly) the same sizes after steps 3 and 8, and thus meet the requirement for accurate mask-overlay registration. Figure 5 shows the corresponding mask overlays. At both the gate and source/drain levels, we aligned to a mark at the center of the substrate, and measured the misalignment of four marks, each lying on a corner of a 52 × 52 mm square (the overall substrate size is 70 × 70 mm). The dashed red crosses mark the center at the first photolithography level, for the gate, and the solid black crosses at the second photolithography level, for source/drain. The sample is seen to greatly shrink with a 5-W gate SiN x , shrink slightly at 12 W, expand slightly at 20 W, and expand substantially at 25 W.
The TFT transfer characteristics of Fig. 6 show that varying the deposition power has a negligible effect on the electrical performance of as-fabricated TFTs. The slight drop of the ON current in the TFT with the 25-W gate SiN x may result from the mobility reduction caused by the reduction of tensile strain in the TFT. 15 If, after accelerated stress tests or extended operation, the TFT performance likewise is found not to differ from that of standard TFTs, adjusting the built-in stress in the gate SiN x may become a useful technique for improving the mask-overlay registration. This method would be valuable in the fabrication of a-Si:H TFT circuits on free-standing organic-polymer-foil substrates.
Summary
Careful management of the dimensions of the work piece is essential to fabricating a-Si:H TFTs on substrate foils of compliant organic polymers. Mismatch strain between the films and substrate can cause mismatch-stress-induced device fracture, and/or curvature that varies throughout the process. Because varying curvature corresponds to varying size of the flattened work piece, the curvature at the photolithographic steps must be made identical, and preferably zero. The size or curvature at specific process steps can be made identical by adjusting the built-in stress in a device layer. One example is the adjustment of stress in the SiN x gate dielectric by variation of the rf deposition power. This variation has no significant influence on the electrical performance of as-fabricated a-Si:H TFTs. If no deviation from standard TFT performance is detected after long-term operation, stress control in a device layer could become a practical technique for improving overlay registration. 
